Blind signal separation has been studied extensively in order to tackle the cocktail party problem. It explores spatial diversity of the received mixtures of sources by different sensors. By using the kurtosis measure, it is possible to select the source of interest out of a number of separated BSS outputs. Further noise cancellation can be achieved by adding an adaptive noise canceller (ANC) as postprocessing. However, the computation is rather intensive and an online implementation of the overall system is not straightforward. This paper intends to fill the gap by developing an FPGA hardware architecture to implement the system. Subband processing is explored and detailed functional operations are profiled carefully. The final proposed FPGA system is able to handle signals with sample rate over 20000 samples per second.
Introduction
Speech enhancement has found numerous applications in human machine interfaces, hearing aids, and even hearing protection devices [1, 2] . However, research in this field is still very much ongoing as enhancing speech in an online fashion is not an easy task. The objective of speech enhancement is to estimate the desired speech signal from the noisy observation, which consists of both speech and noise signals. The challenge lies in designing an optimal filter that can suppress noise while maintaining the perceptual and spectral features of the speech signal [3] . Moreover, it is essential for the speech enhancement process to be seamless and transparent. In most implementations, both the noise estimation and its suppression are typically performed in the frequency domain for computational simplicity. The main issue with speech enhancement is when the background noise is nonstationary, e.g., babble or cafeteria noise. As speech is also nonstationary, analyzing the overlapped spectral of speech and noise can be challenging. If the noise is erroneously estimated, it will result in the infamous "musical noise" effect [4, 5] .
To resolve the nonstationarity issue, spatial filtering or beamforming can be used to spatially filter out the speech signal from the noisy signal [6] [7] [8] . In this case, localization information and the array geometry will need to be carefully incorporated into the beamforming design for a good performance. This is because beamforming is sensitive to the steering vector and localization errors [9, 10] . Any mismatch between the observed signals and the model signal will result in performance degradation. An interesting approach to bypass the need of a priori information and potential model mismatch is blind signal separation (BSS) [11] [12] [13] . BSS as it is widely known requires only statistical independence among its inputs to separate the mixed observed signals [14] . A closer analysis into BSS reveals that BSS primarily exploits spatial information to perform the separation of mixed signals just like a set of beamformers [15] . However, BSS in its original formulation remains a separation algorithm, which yields a number of separated outputs. In speech enhancement applications, typically there is only one source of interest in a noisy background.
Low et. al [16, 17] proposed the use of kurtosis measure to select the source of interest out of a number of separated BSS outputs. The other BSS outputs are then used for further noise cancellation in the form of references for an adaptive noise canceller (ANC). However, an online implementation of the BSS-ANC system is not straightforward. This paper extends the BSS-ANC in [16] by making it online and optimizing the implementation by using multilevel parallelism [18, 19] . For the design of the resulting online system, since the calculations include the independent component analysis (ICA) which involves intensive matrix algebra, it is advantageous to implement it on a machine which allows massive parallelism. In general, microprocessor is not fast enough and ASIC is too inflexible when the separation is carried out adaptively.
In view of this, we investigate the implementation of the proposed beamformer on an FPGA system. In the literature, the implementation of a time-delay sonar beamformer on reconfigured devices has been reported [20] . The beamformer achieved six times speedup over dedicated DSP systems. Another beamformer implementation involves delta-sigma modulation, and the beamformer is applied to medical ultrasonic application [21] . There is also implementation for antenna signals [22] or for audio applications [23] in the time domain [24] . However, these studies do not consider subband processing and have not considered a parallel filter structure. It is therefore the main contribution of the paper to build the first FPGA hardware architecture with parallel beamforming filters for embedded systems. The complete architecture is implemented to simulate a real-time operation for the final signal separation system. The main contributions of the paper can be summarized as follows:
(i) In the FPGA hardware architecture, fixed point arithmetics are applied with a careful bitwidth analysis to explore suitable bitwidth of the system. The optimized integer and fraction size using fixed point arithmetic can reduce the overall circuit size significantly compared with a basic implementation of the algorithm in FPGA. (ii) The hardware accelerator is used to perform the most time consuming part of the algorithm. We implement the algorithm and evaluate on a Virtex-4 platform. By calculating the number of samples handled per second, the proposed FPGA-based architecture can process a maximum of 22758 samples per second, which realizes the real-time capability.
Section 2 gives a description of the offline BSS-ANC speech enhancement system and Section 3 details the proposed hardware architecture and design. Specifically, the dataflow of the main operation and algortihmic profiling are presented. The experimental results are then included in Section 4 with Section 5 concluding the findings. Figure 1 illustrates the BSS-ANC system. The BSS acts as a set of beamformers, which separates the target signal from the background noise by using the 퐿 observations. The signal is postprocessed by an ANC in order to enhance the target signal further and to carry out echo cancellation at the same time. To differentiate the target signal from the other outputs, a statistical measure is applied to guide the BSS.
A Revisit to the BSS-ANC System

Second-Order Based Blind Signal Separation (BSS).
Second-order decorrelation is incapable of performing BSS as decorrelation does not imply independence. However, additional assumptions about the system can be incorporated to achieve separation. For instance, if the sources are nonstationary, then their respective covariances at different time intervals are linearly independent. This is consistent with the observation that speech is highly nonstationary. A typical speech signal consists of approximately ten to fifteen phonemes per second and each of these phonemes has varying spectral characteristics [25] . As such, additional information can be obtained to perform the separation. Intuitively, exploiting nonstationarity can be viewed as having the same number of equations as the number of unknowns to be solved. Needless to say, under stationary condition, there is only one equation to solve more than one unknown. This explains the reason why second-order based BSS alone is insufficient to perform the separation. Nonstationarity has been reported to successfully solve the instantaneous mixing model [12, 26, 27] .
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Consider a convolutive mixture of 푁 sources with 퐿 sensors (where 퐿 ≥ 푁), the observed signal vector x(푡) = [푥 1 (푡), . . . , 푥 (푡)] , at each of the sensors is
where
is a 퐿 × 푁 mixing matrix, 푃 is the length of the impulse response from the 푛th source to the 푙th sensor, and (⋅) denotes the transpose. Mathematically, BSS blindly finds an unmixing matrix, W(푝), which is of dimension 푁 × 퐿 × 푃 to recover the sources from the observed 퐿 mixtures, up to an arbitrary scaling and permutation. Following the approach in [12] , the solution to the joint diagonalization of 푀 covariance matrices can be estimated asŴ
where ‖ ⋅ ‖ 2 is the squared Frobenius norm and the error
Here, Λ (휔, 푚) is the covariance matrix of the sources s(푡) at frequency 휔 and (⋅) denotes Hermitian transposition.
As explained previously, the estimation of the frequency domain unmixing weights W(휔) leads to arbitrary permutation of each frequency bin. This is because successful separation in each frequency bin does not mean that the separated sources are properly aligned and scaled for the reconstruction process. One simple method to solve this problem is to set a constraint on the time-domain filter size of the unmixing weights, 퐹, such that W(휏) = 0, 휏 > 퐹 ≪ Ω, where Ω is the number of frequency bins. As shown in [12] , the constraint gathers independent frequencies to form a continuity of the spectra. In this way, the permutation problem can be tackled. A side benefit to the above is that the constraints smooth out fluctuations in the weighting because of possible nonconverging bands, which ensures a smooth transition from one band to the other. This reduces or prevents artifacts during the reconstruction process.
Postprocessor: Adaptive Noise Canceller. BSS as it is
algorithmically defined attempts to recover 퐿 number of sources given 퐿 observations. In the case thus far, we have only one target signal (e.g., in hands-free mobile applications with multiple noise sources). By appropriately choosing the speech dominant BSS output, further decorrelation can be performed via an adaptive noise canceller (ANC). In this case, the kurtosis is used as the outputs discriminator. Thus, BSS output with the highest kurtosis value will be the speech dominant output and the remaining 퐿 − 1 outputs will serve as reference signals for the ANC. Similar to the generalized sidelobe canceller (GSC), the spatiotemporal decorrelator [17] benefits from the addition of more elements since each element provides an additional degree of freedom for the ANC to adapt on, provided that the references are uncorrelated.
The following modified frequency domain leaky LMS algorithm for the frequency 휔 is used:
where the (퐿 − 1)퐾 × 1 stacked reference weights are
and
Similarly, the (퐿 − 1)퐾 × 1 stacked reference signals are
The nonlinear function 푓(휔, 푘) is given as
and the constants 훽 and 훾 are the leaky factor and the step size, respectively. The role of the leaky factor is to prevent the adaptive filters from having one or more modes that are undriven and undamped. This usually happens when there is no energy in the subband, i.e., the autocorrelation has zero eigenvalues. Thus, in such an event, the leaky factor will stabilize the filter by forcing those modes to zero. The order of the filter is 퐾 and휎 2 (휔, 푘) is a time-varying estimate of the output signal power 푧(휔, 푘) that adjusts the step size according to the target signal level. It is built upon the fact that excess MSE increases with both the step size and the target signal [16] . When this happens, the function in (8) will effectively reduce the step size. The output signal power is estimated using the square of vector norm of length 퐾 and then exponentially averaged aŝ
휆 is the smoothing parameter, ‖ ⋅ ‖ denotes the Euclidean norm, and the output of the overall system is given as 
Hardware Architecture and Design
As explained in Section 2, the entire algorithm is implemented in the frequency domain. The main dataflow of the proposed system is shown in Figure 2 , which performs the following processes:
( The architecture makes use of parallelism property of the algorithm via frequency domain. In summary, one can explore implementing parallelism at several levels, including [28] (i) loop level parallelism, where consecutive loop iterations can be run in parallel,
(ii) task level parallelism, where entire procedures inside the program can be run in parallel, (iii) data parallelism.
Since the algorithm is made up of a control part and a computation part, the first stage consists in locating the computational kernels of the algorithms. The algorithmic profiling is performed to determine the time consumption of the computation kernels. The profiling exercise can be summarised in Tables 1 and 2 . The results show that both the FFT/IFFT and Complex Matrix Multiplier operations are the most computationally expensive, which takes up 98.9% of the CPU time. Thus, FPGA modules will be developed and optimized for these operations. The remaining parts of the code can then be run by software powered by the PowerPC processor supported by Auxiliary Processor Unit (APU). Note that Virtex-4 family FPGAs are suitable to carry out this implementation. It has an Auxiliary Processor Unit (APU) controller which can simplify the integration of hardware accelerators and coprocessors. These hardware accelerator functions behave as extensions to the PowerPC, thereby offloading the CPU from heavy computational tasks. Figure 3 shows the block diagram of this architecture, which includes two APU channels linked to the FFT/IFFT module and the Complex Matrix Multiplier module simultaneously. In an effort to better synchronize the execution times between the FFT/IFFT operation and the Complex Matrix Multiplier operation, multiple instances of Complex Matrix Multiplier module can be created and aligned with the computational time. The proposed system makes use of the hardware accelerator to provide a high level of parallelism. These functional units can be operated in parallel across the frequency bins. Indeed, the parallel nature of the frequency domain allows a high degree of parallelism to be implemented. Moreover, it is possible to explore both performance and area optimization to find a trade-off point in the implementation. Furthermore, these functional units are highly scalable and adaptable and are dedicated to implementing elementary arithmetic operations. These units can be inserted or removed from the architecture in an immediate way, just by setting the value of dedicated VHDL generics. This feature allows direct tuning of many key parameters of the architecture, e.g., width of the bus, latency of the functional units, and throughput. The block diagram of the hardware accelerator is given in Figure 4 . The diagram illustrates the two FCB channels connecting to the two accelerators, namely, a FFT/IFFT module responsible for short time frequency transformation and time domain reconstruction and a Complex Matrix Multiplier module used to calculate the gradient of the error function and updating the unmixing frequency domain weights. The details of the APU instruction execution and data flow in the FPGA architecture are described in [28] . Briefly, once the APU passes an instruction to the hardware accelerator, the instruction will be decoded by the decoder logic. The instruction will then be executed on the data from the memory. Following the decoding of the instruction, the state machines handle data transfers between the APU and the operations module by using registers to store data for the subsequent operations. The data from memory is transferred between the APU and the interfacing logic via the load and store instructions. While the FFT/IFFT can be implemented by using the core generator LogiCORE IP FFT provided by the vendor tools [29] , the Complex Matrix Multiplier module must be designed to maximize the system performance. The block diagram of the implementation is depicted in Figure 5 . As the adaptation is a data-oriented application, the dependency and movement of the data are important in order to ensure that the update function can be implemented in a timemultiplexed fashion, and the scheduling of the operations can be done sequentially to achieve the desired trade-off between performance and circuit complexity.
The data flow in the proposed architecture can be explained by the following [28] :
(1) In the first instance, the filtering process starts with the processor forwarding a load instruction for filter input data to the APU; (2) The instruction set is passed to the interface logic via the APU, which decodes the instruction and waits for data from memory to arrive; (3) The input data is sent to the interface logic; (4) The processor forwards the store instruction to the APU in anticipation of the filter output once the load instructions are completed;
(5) The interface logic decodes the store instruction and waits for data from the filter module; (6) Once processing is performed, the operation module then returns results to the interface logic; (7) The interface logic returns the output data to the processor via the APU and they are written to memory. Figure 6 presents the main state machine that is responsible for the load and store operations. The hardware state machine manages the data transfer by sending and receiving the data from software to hardware or vice versa. This state machine communicates with the processor via the APU.
When the hardware state machine states a ready flag, it means that it is ready to accept the data. The role of PowerPC is to provide the data and address it. It will also issue a valid signal, which provides the indication to write. Once the hardware obtains the valid signal, it then writes the data at the address provided by the PowerPC. Once completed, the hardware asserts a flag which informs the PowerPC that data has been written. This triggers a wait state whereby the system awaits for the result. Once the result is ready, it then asserts a result ready flag. Interestingly, the PowerPC can detect the completion in two ways [28] . In the default state, the processor can continuously poll a bit in order to detect when the calculation has completed. The second approach works by enabling an interrupt. Upon the completion of the process, the interrupt output signal will be asserted. The interrupt approach helps to save valuable time by avoiding the polling loops to perform other calculations. This is especially the case while the hardware accelerator is updating the weights of BSS.
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Results
The performance evaluation of the proposed hardware architecture was simulated in the Xilinx XC4VSX55-12-FF1148 chip. The settings for the experiment were as follows:
(i) Input sequences were English speech from male/female with four microphones;
(ii) Sampling frequency was 16 kHz;
(iii) Prototype filter length in the analysis and synthesis filter banks was 128;
(iv) Number of taps in the adaptive filters was 5;
(v) Parameter 훼 was 0.15, regulator for BSS was 1, and order for the temporal weights (ANC) was 3;
(vi) Number of subbands was chosen as 푀 = 256 unless otherwise stated;
(vii) Number of iterations for the BSS was 2000.
The first task is to figure out a suitable bitwidth for the fixed point arithmetic. The input speech and noise signals are displayed in Figures 7(a) and 7(b) , respectively. By adjusting the bitwidths, it turns out that the appropriate integer size is In order to estimate the performance of the proposed FPGA-based BSS system, we first incorporate one instance of FFT/IFFT and one instance of Complex Matrix Multiplier hardware accelerators. Taking one data block with 256 samples, assuming the sampling rate is 16kHz, the number of clock cycles required for processing the block of data in the frequency domain is measured as 15,421,718. Therefore, given that the period of one clock cycle is 1/(184푀 푧) = 5.43푛푠 on a Virtex-4 FPGA, the FPGA-based BSS can perform one step of speech enhancement in 0.0837푠 or equivalently 3057.1 samples per second. Table 4 summarises the implementation results when adding more instances of the filter in an XC4VSX55-12-FF1148 FPGA chip. It shows how the number of instances affects the speedup. With different slices and DSPs being deployed, maximum frequency and speedup vary when multiple instances are implemented on an XC4VSX55-12-FF1148 FPGA device. A XC4VSX55-12-FF1148 chip can accommodate at most two FFT/IFFT and five Complex Matrix Multiplier hardware accelerators, so the maximum sampling rate will be 22758.4 samples per second. Consequently, it can indeed achieve real-time performance.
Conclusions
In this paper, an online blind signal separation system has been proposed, which involves designing the separation matrix and a postfiltering noise canceller. A hardware implementation of the algorithms on an FPGA virtex-4 system has been described. In the algorithm, in order to achieve computational efficiency, a frequency domain implementation is employed to speed up the convergence of the beamformers. The complete architecture is simulated in hardware and results show that real-time performance can be achieved when an FPGA-based hardware accelerator performs the critical parts of the algorithm. The resulting embedded system will find applications in modern multimedia systems. As a future extension, it would be of interest to investigate power consumption of the final design based on the technique in [30] .
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